1/1
How to implement 1G eth UDP / IP Stack
by jasperrikhof on Nov 18, 2011 |
jasperrikhof
Posts: 1 Joined: Sep 21, 2011 Last seen: Dec 20, 2016 |
||
hello,
I'm trying to run the 1G eth UDP/IP Stack (from the Projects) section on my SP601 board. bud I can't get it to work. doe's anyone have an tutorial about how to do this? kind regards. JR |
RE: How to implement 1G eth UDP / IP Stack
by panda_99999 on May 6, 2012 |
panda_99999
Posts: 1 Joined: Apr 29, 2012 Last seen: Mar 26, 2018 |
||
Same question as yours.
Is there anyone can tell me how to implement it? I am a newbie and I need suggestion. Many thanks, Wendel |
RE: How to implement 1G eth UDP / IP Stack
by tennirva on May 10, 2012 |
tennirva
Posts: 4 Joined: Aug 15, 2011 Last seen: Jan 15, 2018 |
||
Have you tried implementing the top module on the board and test a simple communication between it and the PC ? I saw that there are some Java UDP test files in a subfolder of the project package.
|
RE: How to implement 1G eth UDP / IP Stack
by jiacheng0211 on Jul 22, 2012 |
jiacheng0211
Posts: 1 Joined: Jul 7, 2012 Last seen: Aug 25, 2023 |
||
Hi, I have written a top file to test the UDP_IP_Core with virtex-5 (XUPV5-LX110T) board. The attached file is the top file. After I generated the bit file from the top file and downloaded the bit file into Virtex-5 board. The transmission led (TX LED) always lights. However I can't receive any data from Virtx-5 board. I already opened the port(21845 and 21844) on my pc. But still I can not receive any data. Could you give some suggestion or check the top file for me? Thanks so much.
top_level_no_state_machine.vhd (15 kb)
|
RE: How to implement 1G eth UDP / IP Stack
by lenzo on Jul 23, 2012 |
lenzo
Posts: 2 Joined: Aug 3, 2011 Last seen: Feb 11, 2015 |
||
As far as I know, at first, an ARP record is required to add into the arp table.
For example, your host pc's ip address is 192.168.1.1. The assumed ip address of the FPGA is 192.168.1.17, which is to be used in the java program. Then execute arp -s 192.168.1.17 00-aa-00-62-xx(MAC-Address of Ethernet Chip within the FPGA). Then, develop a program. Either Java or C socket is ok. Use 192.168.1.17 as the destination address to send data or the source destination to receive data. Attention, the UDP ports used by the pc program must be the same with the udp ports predefined in the look up table of in the UDP/IP core. I believe you have noticed that point. I hope this will help. Contact me by sunieforever At gamil dot com if necessary. |
1/1